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Executive Summary
The Purdue Workshop on Grand Challenges in Computer Architecture fbr the Support of
High Perfc~rmanceComputing was held at Purdue University on December 12 and 13, 1991.
The workshop was sponsored by the National Science Foundation to identify critical research
topics in computer architecture as they relate to high performance computing.
Aftel: a wide-ranging discussion of the computational characteristics and requirements of
the grand challenge applications, four major architectural challenges were identified as crucial to
advancing the state of the art of high performance computation in the coming decade. These

computer architecture grand challenges are summarized below.
Challenge I: Idealized Parallel Computer Models

PL parallel computer model provides the interface between parallel hardware and
parallel software. It is the idealization of computation that computer architects strive to
support with the greatest possible performance. Although a singlc: model may not
fulfill the requirements of all effective architectures and applicatiion domains, the
nlultitude of alternatives must be reduced to a small number to support portability of
programs and reusability of program parts.

Challenge .2: Usable Peta-Ops Peiformance
?'his challenge addresses the need for usable computer performance orders of
magnitude greater than both the giga-ops performance available toda:y and the tera-ops
performance which may be achieved soon. This computer perfonmance cannot be
obtained by simply interconnecting massive quantities of existing prlocessor, memory,
and U 0 resources. Such a system would be unmanageable to program and would
ineffectively utilize its processors. The challenge is to (1) dramatically improve and
(:2) effectively harness the base technologies impacting processors, memory, and UO

into a computer system such that the grand challenge applications programmer has
available peta-ops (10" ops) of usable processing performance.

Challenge 3: Computers in an Era of HDTV, Gigabyte Networks, and Visualizlztion
Itmerging technologies are providing an opportunity to support startling new
communication-intensive applications, such as digital video workstations that treat
images as easily as characters are treated today. How can computelr architecture and
n.ew communications technology evolve to enable such applications?

Challenge 4: Infrastructure for Prototyping Architectures
Testing a new idea in computer architecture has been a difficult proce:ss requiring large
investments in building design tools and providing a suitable softwan: environment for
an experimental machine. Prototype development involves not on~lyhardware, but
also software in the form of compilers and operating systems. A ~ infrastructure
I
is
needed to facilitate the study of the effects of new hardware technologies and machine
organizations against different application requirements.
These grand challenges in computer architecture are inherently multidisciplinary and will
require tea~mefforts crossing boundaries from software to hardware to applications. While it is
crucial that the above challenges be addressed, it is important to stress that the viability and
usability of parallel computers is also a function of the supporting software systems. Thus, a
substantial effort must be devoted to advancing the software aspects of high performance
computing. This involves improving the software interface supported by paralllel computers and
developing languages, compilers, and software tools that simplify the task of parallelizing,
mapping, and optimizing algorithms for efficient execution on parallel computers. In the arena
of high performance parallel computers, it is more important than ever for computer architects to
consider the issues of system software, application needs, and usability when designing and
implementing machines. To address the interaction of this full range of subjects is a challenge in
itself.
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I. Introduction
A. Origin of the Workshop
"Grand Challenges: High Performance Computing and Communications" is the title of
the widely distributed "blue book" [GrC91] that describes the United Stiites Federal High
Performance Computing and Communications (HPCC) program. The goal of this program is
"to accelerate significantly the commercial availability and utilization of the inext generation of
high performance computers and networks." The booklet presents a set of "grand challenge
problems'' - applications that need the major gain in processing power that th~eHPCC initiative
is expected to provide. These problems are characterized by massive dalta sets, complex
operations., andfor irregular data structures that exceed the limits of current supercomputers and
programmi~ngparadigms.
However, the blue book does not explicitly explore what developments in computer
architectur~e are needed to support the grand challenge applications. This topic arose in
discussions between Dr. Zeke Zalcstein of the National Science Foundation and Prof. H. J.
Siegel of Purdue University. Dr. Zalcstein felt it was important to explore, in a workshop
environment, what the relevant key issues in computer architecture are. This report is the result.
"The Purdue Workshop on Grand Challenges in Computer Architecture for the Support of
High Performance Computing" was held at Purdue University on December 12 and 13, 1991 to
identify critical research topics in computer architecture as they relate to high performance
computing. The workshop was sponsored by the Computer Systems Program of the Division of
Computer imd Computation Research at the National Science Foundation and brought together a
small but diverse group of computer architecture researchers. Professors H. J. Siegel and Seth
Abraham, both of the School of Electrical Engineering at Purdue University, were the workshop
co-chairs, and Dr. Zeke Zalcstein was the NSF liaison.

B. The Wlorkshop Charter
To :fully appreciate the architectural grand challenges that were the "output" of this
meeting, it is instructive to keep in mind the "input" to which the group was responding. To
clarify this, the plan for the workshop is quoted below from the invitation sent to the
participan~s.

'There is a desire to advance significantly the state of the art of high
performance computing. The grand challenges for high perfmnance
computing have been discussed in terms of the applications that can make
use of the computing power to be made available. The focus of this
workshop can be stated succinctly as follows: what are the grand challenges
facing computer architecture that must be met to build high performance
computers? The workshop will focus on the design and construction of the
hardware architecture. While the hardware cannot be considered in
isolation, application and system software issues are beyond the scope of this
\;vorkshop. This workshop will consider software aspects and application
c:haracteristics only where there is an impact on the hardware design.
The goals of the workshop are to list, characterize, categorize, assess the
clifficulty of, and interrelate these "grand challenges" for computer
architecture for the support of high performance computing. This meeting
will indicate the areas of computer architecture research that the participants
feel are most important and should receive the most attention.
Computer architects from both academia and industry were invited to the workshop.
Some invites could not attend due to scheduling conflicts. Those who attended the workshop
are the co-iiuthors of this report. Information about the co-authors is provided in the Appendix.
While it was recognized that hardware technology and softwar4e are important
~onsiderati~ons
and are strongly interrelated with architecture, the group's instn~ctionsfrom NSF
were to focus mainly on the hardware architecture organization. Such a focus was necessary due
to the limited time duration of the workshop.

C. The Report

This report presents four architectural grand challenges whose achievements would make
significant advances towards the goals of high performance computing anld communication.
These four challenges were distilled from a great variety of views expressed by individual
participanls and this report is closer to a union of those views than an intersection.
The workshop co-chairs have assembled this report from draft material contributed by all
workshop participants. Every attempt has been made to reflect fairly the (somt:times conflicting)
views expressed, while maintaining a coherent style.
Section I1 of the report establishes the background for the group's selection of grand
challenges in computer architecture by discussing the demands on architectu.re implied by the
U.S. national commitment to supporting the solution of the grand challenge problems. The
grand challlenges in computer architecture the group felt were most important are stated in
Section 111. Each challenge is developed in one of the following four sections. Section IV notes
that the program execution model supported by a computer system has a strong influence on the
performance achievable for applications, and then recommends work toward unifying existing
models and developing more comprehensive models for parallel computation. Section V points
out that all components of a computer system must evolve to meet the demand for further orders
of magnitude improvement in performance, and that special attention is needed to ensure that
high performance is realizable in practical applications. Section VI observes that new
developments in computer architecture will be needed to support the new communicationintensive applications made possible by advancing technology. Section VII str~essesthe need for
advanced infrastructure tools and software to support the design and evaluation;of prototypes for
new architectures. Section VIII concludes the report.
This report presents architectural grand challenge problems to the techni'cal community as
issues in computer architecture that deserve study. Our hope is to stimulate interest in funding

and supporting research efforts to meet the grand challenges of computer architecture and hasten
the day that high performance computers for the grand challenge application problems will be a
practical reality.

11. Grand Challenge Application Problems and Computer Architecture

A. Grand Challenge Application Problems
The U. S. Committee on Physical, Mathematical, and Engineering Sciences has identified
a set of "grand challenge problems" that set a goal for the HPCC initiative, xiow funded by the

U. S. Congress through several agencies. The grand challenge application problems concern
pressing issues of human welfare on planet Earth, and problems at the exciting frontiers of
science that may open doors to better living for future generations.
The blue booklet published by the committee [GrC91] lists ten areas as posing "problems
whose solution is critical to national needs."
Climate Modeling
Fluid Turbulence
Pollution Dispersion
Human Genome
Ocean Circulation

Quantum Chromodynamics
Semiconductor Modeling
Superconductor Modeling
Combustion Systems
Vision and Cognition

It is estimalted that a serious attack on any of these problems will require computer performance
in excess of one trillion floating point operations per second (one teraflops).
The grand challenge problems have enormous computational requirements. Consider, for
example, tlhe problem of modeling the weather. In five years time, data collection facilities will
be in place to define detailed atmospheric structures and permit significant advances in
forecasting capabilities. However, today's most powerful supercomputers cannot meet the
computational requirements. The goal of improving atmospheric modeling re:solution to a fivekilometer scale and providing timely results is believed to require 20 teraflops of performance.

B. One Tt:raflops and Beyond
Although substantial progress remains to be achieved in uniprocessor technology, because
of inherent physical limitations it is assumed that high performance compiuting will employ
parallel systems. The peak performance of currently available massively parallel computers of
practical size and cost is at the level of hundreds of gigaflops (109 floating point operations per
second). To produce practical massively parallel computers having at least one teraflops (1012
floating point operations per second) performance, only engineering effort to fully utilize
existing, demonstrated technology is needed. These teraflops computers can become available
in a few years; however, there is much debate about whether such machines can be produced at a
low enough cost to make them commercially viable for a large customer biue. Furthermore,
there is a need for environments that will allow application programmers to re:alize a significant
fraction of such a machine's peak speed.
Providing performance significantly beyond teraflops will require major innovations in
computer hardware architecture, packaging, and device technology. Optical technology [StB89]
may offer a breakthrough in performance, but it will require a radical rethinking of computer
structure and how the technology can support appropriate models of computation. Of course,
cost and usability concerns remain.
Many supporting and related areas must also be developed. Improvemerlt is needed in the
infrastructure that supports the design, prototyping, and construction of advanced computer
hardware. This is also true for high performance peripherals to match the crapabilities of the
processors. Reliability and fault tolerance will become increasingly criticid issues as high
performance machines become incorporated into networks, begin to handle communicationsintensive information processing, and satisfy real-time demands. Programmability and usability
must be facilitated by new programming models and environments.

C. Effective Use of Potential Performance
Achieving ever greater levels of peak performance is not the only challenge resulting from
the goals of high performance computing; a significant challenge is to make those levels of
performance easily accessible to the end user. We are living in a new era of computing in which
the U.S. national laboratories will no longer be the dominant users of high performance
computation, and it is no longer feasible to spend ten person-years of effort to implement an
important problem on a supercomputer. In contrast to this circumstance, in rriany situations the
computational models used with current massively parallel computers are disrnal in comparison
to those falmiliar to users of conventional computers and workstations. The feeling one senses
among sonne in the community is that increased difficulty of programming is a necessary price to
be paid f o the
~ benefits of high performance. One of the challenges is to show that this need not
be so.
In th~enear future, most high performance computing will be at the level of 100 megaflops
to several gigaflops and will be performed by machines assigned to individuals or small groups
of workers, or used in operational information/communication systems of business and industry.
The effective use of large-scale parallel machines in these roles requires progralmming support at
least comparable in power and generality to that available on present day vvorkstations. The
required programmability demands the adoption of more general models of computation.
Development of satisfactory computational models for parallel computers that are efficiently
supported by the hardware is a grand challenge of computer architecture. Without support for
such computational models, the impact of architectural advancements will be severely impaired.

D. Progra~mmingfor Massively Parallel Computation
Current programming practice for most massively parallel computers is based on the data
parallel model of computation [HiS86]. In this model, the principal data structures of a problem

(usually large data arrays) are partitioned and assigned to the processors of tlhe machine. It is

rare to see large-scale parallel computation where hundreds of processon are performing
functional:ly distinct parts of a job (this is sometimes referred to asfunctional parallelism).
In the case of machines having a distributed memory architecture:, a data parallel
algorithm is expressed as machine code that is executed by all processors and the necessary
communication among processors is implemented by manually coding explicit message-passing
commands; or by the use of a logically shared address space; the former approach is currently
prevalent. Compilers available and under development will automate this process by letting the
programmer specify data partitioning and by automatically generating the corr~municationscode
for the given data partitioning.
A widespread misconception is that the two most important parts of the high performance
field are architectures and algorithms. However, the interface between the anchitecture and the
algorithm iis a crucial issue as well. The effective programmability of the mac:hine is limited by
the computational model, and how well that model is supported by the hardware and software of
the system., as mentioned in the previous subsection. A major challenge is; to move toward
architectur~esthat can efficiently implement a truly general-purpose parallel ~o~mputation
model.
Architecturres must support environments that facilitate functional parallelism iin a massive way,

as well as data parallelism.
E. The Goal of General-Purpose Parallel Computation
General-purpose computation is not well defined. At one extreme, the term means simply
that one is able to perform any algorithm expressed in a complete language. At the other
extreme, a general-purpose computer is expected to be efficient for applicatilons ranging from
science and engineering to business and industry.
Important programmability features that are standard for general-purpose workstations are
not typical:ly available for massively parallel computers. One of these is the ability to execute
programs much larger than the physical main memory of the machine without having to program

the swapp:ing of information between main memory and disk; this is the fami1i.u virtual memory
idea imp1t:mented in all workstations. Another limitation concerns the linking of separately
compiled :programs; there are no standards for communicating large partitionled data structures
between compiled modules. Realizing these features within the framework of massively parallel
machines is a major challenge in computer science -- one that is ofkn lost amid the
concentration on hardware and algorithms.
Twal of the major issues to be addressed are: (1) providing a global v:irtual memory for
massively parallel computers; and (2) expressing and supporting parallelism and the interaction
of concurrt:nt activities. The model of computation supported by the architecture must have the
properties necessary to create the desired programming environment. A basic approach to the
challenge is to choose a model of computation that simultaneously serves as the specification of
an architecture and the target language for high-level programs. However, portability of parallel
programs is also an important consideration.

F. Demands of the New Applications
The enormous rise in computer performance is making qualitative changes in the
expectations and interests of users. For example, experience with larger computational grids and
three-dimensional modeling of physical phenomena is motivating the use of more sophisticated
data structures. In weather modeling, more effective methods are possilble if computing
resources iire concentrated on unstable portions (e.g., storm systems) of the simulated space.
However, unstructured grids make efficient usage of the processors in a parallel machine
difficult.
Other areas include symbolic manipulation, compiling, heuristic search, etc. These types
of computi2tion are important in image analysis [KaK90] and may be crucial to solving the
human genome problem [GrC91]. University research has shown that these problems often have
high levels of parallelism. However, as mentioned earlier, these problems are:characterized by

massive diata sets, complex operations, and/or irregular data structures that exceed the limits of
current supercomputers and programming paradigms. Making massive parallelism readily
available in an effective and "user-friendly" manner for applications involving these
characteristics requires the development of new techniques for mapping tasks onto parallel
arc hitectur'es.
Finally, the computing technology of the 1990s will enable access to1 vast information
sources such as digital libraries, visualization images, and multimedia information objects
[Fox91.]. :lFuture computers must deal with such data entities as though they were the simple
textual messages of today. The challenge is to incorporate into computers a high capacity to
handle andl transform these data.

111. Grand Challenge Problems in Computer Architecture

A. The Architectural Grand Challenges
The workshop opened with a wide-ranging discussion surrounding the computational
characteristics and demands of the grand challenge application problems. From these
requireme~~ts,
the participants translated the application-centered grand challenges into grand
challenges for computer architecture for high performance computing. Froni a lengthy list of
challenges, the attendees selected four primary challenges for presentation:

1. idealized parallel computer models,
2. usable peta-ops performance,

3. sulpport of I/O and intensive communications, and
4. infrastructure for prototyping architectures.
It was recognized that the list from which these four were selected was by no means exhaustive,
and that th~esefour challenges overlapped and interacted.
This subsection summarizes these grand challenges for computer architecture. Sections
IV though VII examine each problem in more detail, and consider approaches for attacking
them.

Grand Challenge I : Idealized Parallel Computer Models
The model of parallel computation is fundamental to progress in high performance
computing because the model provides the interface between parallel hardware and parallel
software. :l[t is the idealization of computation that computer architects strive to support with the
greatest possible performance. The model is the specification of the computational engine that
language and operating systems designers can assume as they seek to enhance the power and
convenience of parallel machines. It is not clear that a single model can fulfill all of the
requirements, but it is essential to reduce the multitude of alternatives to thle fewest possible

number. 'Therefore, it is important to identify one "universal" or a small number of
"fundamental" models of parallel computation that serve as a natural basis for programming
languages and that facilitate high performance hardware implementations.

Grand Chtzllenge 2: Usable Peta-Ops Peqormance
Grand challenge applications require usable computer performance orders of magnitude
greater than the giga-ops performance available today and the tera-ops perforrnance that may be
achieved :soon. This computer performance cannot be obtained by simply interconnecting
massive q~lantitiesof existing cpu, memory, and I/O resources, because the collective overhead
associated with these interconnected resources can produce a system that is unmanageable to
program and ineffectively utilizes its components. The challenge is to (1) dramatically improve
and (2) effectively harness the base technologies impacting processors, memory, and I/O into a
computer :system such that the grand challenge applications programmer h a ; easy access to a
peta-ops (1.015 operations per second) of usable processing performance.

Grand Challenge 3: Computers in an Era of HDTV, Gigabyte Networks, and Kisualization
Technology will be able to support startling new communications-intensive applications.
For example, concurrent access by thousands of people to a digital version of the Library of
Congress may be within reach in this decade. Digital video will enable wlorkstations of the
future to h-eat images as easily as characters and words are treated today. How can computer
architecture and new communications technology evolve to facilitate such applications?

Grand Challenge 4: Infrastructure for Prototyping Architectures
Given that computer generations change every two to three year:;, new ideas on
architecture must be evaluated and prototyped quickly. Prototype development involves not
only hardware, but also software in the form of compilers and operating systems. An
infrastructure is needed to facilitate the study of the effects of new hardware technologies and

machine organizations against different application requirements. This computer architecture
challenge is to develop sufficient infrastructure to allow rapid prototyping of h~ardwareideas and
the associated software in a way that permits realistic evaluation.

B. Multidlisciplinary Approach
The architectural grand challenges stated above are inherently multidisciplinary and
involve team efforts that cross boundaries from software to hardware to applications. Early
efforts in the development of parallel computers have shown that their viability and usability is a
strong fun'ction of the supporting software systems. A substantial component. of effort must be
devoted to the automation of the software development process to exploit the power of the
underlying hardware. This includes such problem areas as algorithm se:lection, algorithm
optimization, data mapping, and parallelization. In the arena of high performance parallel
computers, it is more important than ever for computer architects to consider the issues of
system software, application needs, and usability when designing and implementing machines.
Computer architects must design systems that will efficiently support the softurare tools that will
make the systems useful; it is a symbiotic relationship that must be leveraged to the fullest
extent.

IV. Grand Challenge 1: Idealized Parallel Computer Model
This architectural grand challenge is to identify one "universal" or a. small number of
"fundamental" models of parallel computation that abstract the essential features of parallel
machines. The desired model is an idealized parallel computer analogous to the familiar von
Neumann machine. This idealized machine model must characterize those cirpabilities that are
so fundamental to parallel computation that all but the most specialized parallel computers can
be expected to provide them. The abstraction need not imply any structural i,nformation, but it
should capture implicitly the relative costs of parallel computation.
A piuallel computation model differs from the von Neumann model in the ways parallel
computing differs from serial computing, e.g., having multiple processors and ,acommunications
structure. Implementation details such as the number of processors and the interprocessor
communications structure are unimportant except to the extent to which they affect performance.
The challenge of constructing such a model is to be "precise enough" aibout performance
without being "too explicit'' about the implementation details.
This challenge is one of the most widely discussed topics in parallel architecture circles.
The need fbr a parallel model characterizing the capabilities and costs of paral.le1computers has
long been recognized [Sny86,Tuc88]. Such a model is essential for cornputer architects,
software developers, and algorithms designers.
For parallel computer architects, the model should define those capabilities that are critical
to parallel computation and should execute as fast as possible in any parallel computer design.
Enhancing these basic features (as caches have enhanced memory references for the von
Neumann :model) then becomes the focus of computer engineering and arch~itectureresearch.
The hardware must support the parallel computation model in a cost-effective way by dealing
with practical design constraints including packaging, available commodity pa~ts,standard buses
and protocols, and many other technological considerations. These considerations lead to the

use of m~ultiple highly-integrated processors, memory hierarchies, and physically andlor
logically distributed memories. Some implementations may even provide a physical structure
that is quite different from the logical model. Thus, the model must have practical hardware
realizations, but not dictate specifics of those realizations. The goal of computer architecture
research will continue to be what it has always been; finding hardware realiza.tions that perform
the computations of the model faster.
For software developers, the model will specify those facilities that can be assumed in the
underlying parallel computers. Languages and compilers can target this idealized machine
model ant1 then be specialized to any particular hardware platform, as is done for portable
compilers for sequential machines. The model must be capable of providing information about
the relative costs of parallel computations. This is essential so that language designers can judge
the efficielncy of the likely implementations of their language constructs, and compiler writers
can devela~pefficient execution-time virtual machines. The model must be capable of supporting
a wide range of high-level programming structures. Moreover, it shoulcl permit program
specification with a minimum of explicit synchronization. With such a model as a guideline, it
should be possible to develop efficient and portable parallel programming systems.
Finally, for algorithm designers and programmers, this fundamental model of parallel
computation will provide the basis for program development and accurate algorithm analysis, as
well as providing the foundation for a realistic theory of parallel algorithms. To do so, the
model must provide meaningful information on the relative costs of computation,
communication, and synchronization. It must also provide a basis for useful feedback of
performan~;e and debugging information to the programmer. The model, therefore, is the
foundation on which efficient algorithms and programs can be developed.
The properties described above are goals. A model can be useful even if it does not
achieve all of them. Nevertheless, they serve as a yardstick by which proposed computation
models car] be judged.

Developing a model to meet the above specifications will be a challenge. However, with
the understanding of parallel computers, algorithms, and languages expanding, the prospects for
creating an ideal model of parallel computation improve. The obvious approaches have
advantages and disadvantages.
1. Existing model: There is no existing model of parallel computation that satisfies the
conditions above.

For example, the well-known PRAM model does not capture

communication costs. There does not appear to be an existing modell that is generally
applicable, provides the necessary information, and is practically realizable.

2. New model: Discovering an entirely new model of parallel computation is perhaps the
most ambitious solution to the problem. It is not only difficult to fulfill the above goals,
such as building a physical realization, but it appears that feedback and experience are
needled to correct and enhance a model. Starting from first principles is difficult and
success is perhaps unlikely. However, due to limitations of existing models, this may be a
woahwhile pursuit for the adventurous.

3. Evollution: Perhaps the most productive approach would be to revise an existing model to
reso:lve its inadequacies. This adaptation, for example, might add structure-specifying
capabilities to the shared memory model or assistance for barrier synchronization in a
message-passing model [GoV89,Sny86]. It may also involve combining features of
different existing models. The ideal is not likely to be developed simply by going down
the 1.ist of goals and adding features to the model to achieve each goal. Rather, a more
satisfactory solution may be derived from the combination of an existing model and an
enhancement that is tightly integrated to the other features of the model.
Among the challenges in formulating an idealized model of parallel computation and
having it be widely accepted is the need to balance generality and specificity. The model must
be sufficiently abstract so as not to limit the creativity of machine designers. However, as

previously stated, to be useful to software developers and algorithm designers, it must provide
realistic in~formationon the relative costs of computation, communication, and synchronization.
At a certain level, the von Neumann model has managed to strike this balance for sequential

computation. Though the parallel case is more complicated, achieving a balance is certainly
possible in1 principle.
In summary, this computer architecture challenge is to formulate a model of parallel
computation that abstracts the operational features and the costs of parallel c:omputation. This
should be approached in a way that will serve as a target for architects to implement, and the
foundation on which software developers and programmers can build.

V. Grand Challenge 2: Usable Peta-Ops Performance

This architectural grand challenge is to dramatically improve and effectively harness the
base technologies into a future computer system that will provide usable peta-ops of computer
performance to grand challenge application programmers. Meeting this challenge may require
research leading to the realization of each of the following: (1) a uniprocessor whose
microarchitecture alone will provide, transparent to the software, a factor of 10 improvement in
performance over what is feasible today, (2) a scalable, logically sharedl-memory parallel
processing: system node that will provide a seamless address space that will include a
programmer-friendly connection to its UO subsystem, (3) a massive interconnection of these
system nodes that will not be severely degraded by communication software, (4) modularity of
design that will allow advances in base technologies such as optical interconnects and
semiconductor physics to be reflected in improved system performance without requiring
massive cllanges to the rest of the computing paradigm, (5) massive improvements in available
memory bandwidth and effective utilization of that bandwidth, (6) built-in hardware fault
tolerance that will allow functioning of this massively concurrent hardware in the presence of
the faults that one can expect will usually be present, and (7) cost-effectiveness that will enable a
successful commercialization of the hardware.
Each of these components is important to the goal of providing; usable peta-ops
performance. The current state of processor, memory, and UO technc~logy lacks these
components: uniprocessors do not exploit available instruction stream parallelism; sharedmemory nlultiprocessors do not scale; address-space partitioning of the memory hierarchy and

If0 space ]introduces translation overhead resulting in execution-time inefficiencies and difficulty
in programming and debugging; exposure of underlying hardware idiosyrlcrasies adversely
affect introduction of new base technologies such as optical links and new semiconductor
devices; rrsable bandwidth is only a fraction of the peak bandwidth available; latency in
information transfer adversely affects throughput; etc. A more complete discussion of the

importancle of each component problem is contained in this section, along with a brief discussion
of approaches to solving that problem. If these component challenges can be met, it will be
possible to have future computer systems consisting of integrated processors, memory, and I/O
subsystems that provide peta-ops of usable computer performance to grand challenge
applicatiolis programmers.
Ten different component problems that need to be addressed to achieve usable peta-ops
performance were identified. Not all participants in the workshop agreed on the method of
approach for dealing with each component, or even (more fundamentally) on the relative
importance of addressing each component. Nonetheless, with this disclaimer of nonconsensus,
listed below are approaches to several components of this grand challenge, along with expanded
discussions of the importance of each.

1. Optimal uniprocessors: The uniprocessor executes the single instructiotl stream produced
by the compiler. If it can exploit the existing parallelism present in the instruction stream
with its microarchitecture, the performance it would obtain would be transparent to the
software. It is expected that a factor of 10 improvement in performance can be realized at
this level of the execution hierarchy.
Most important is to start with a clean sheet of paper, and not be conceirned with existing
software investment and the constraints that compatibility imposes. Untderstandably, this
is not easy to undertake in an industrial environment. But it may be criitical to undertake
to achieve peta-ops performance.
Second, one must understand the division of labor between what the compiler can provide
and what the execution-time hardware should provide. This division should take into
account dramatic increases in hardware capability that will be available in the next few
years, for example, 10 to 30 million transistors on a chip and optical interconnects. One
should design with these technologies in mind.

One should understand the capabilities and limitations of compiler techrrology, and should
use these in determining how best to utilize the hardware resources in designing the
micl-oarchitecture of the uniprocessor. The computational characteristics of the codes in
expxted workloads should also be considered. Choices with respect to superscalar,
superpipelined, VLIW, depth of pipelining, degree of branch prediction, and additional
hardlware assists (such as a branch target cache) must be made in light of both
semiconductor capability and compiler technology.
Scalable parallel processing system nodes: One element of a peta-ojps machine is the
scalable logically shared memory parallel processing system node. In this context,
scalable implies that the node may be used effectively in massively parallel systems that
have a shared address space and provide usable peta-ops performance. It is the
architectural element for which future compilers will be required to generate optimized
code. The development of a logically shared memory parallel processirlg system requires
~ubs~tantive
awareness of the capabilities of compilers and operating systems and the
detailed understanding of the individual uniprocessors, as well as knowledge of the basic
issuc:s indigenous to parallel processing itself, such as interconnection structures, cache
consistency protocols, and synchronization mechanisms.
The goal is to integrate the system design with compiler optimizati.on technology to
provide performance that is a significant fraction of N x P , where N is the number of

processors and P is the power of a component uniprocessor. This means that the aggregate
power grows with the number of processors, and that the power that c.an be applied to a
single process also scales similarly with the number of processors.

3. I/O subsystems: As processor speeds continue to improve dramatically, and memory sizes
(andl to a lesser extent, memory access times), continue to improve, tlhe bottleneck to a
balanced high performance computing system increasingly becomes tlne I/O subsystem.
UO subsystems should be designed to accommodate the following features. They should

be usable by applications and by most of the operating system with little or no knowledge
of device technology or low-level interfaces. The actual interfaces im~plementedshould
pern~itperformance close to that available from the raw hardware, with high levels of
parallelism. Once they are defined, these interfaces should not be changed over time
with.out significant reason so that investments in applications and operating system
software are maintained. The interfaces should implement default parameters which give
good performance over a wide variety of workloads and technologies (e.g., block sizes).
Inte~facesshould support the use of I/0 devices as part of a uniform1 memory address
space. References to I/0 devices should be independent of the topology of the overall
system and of how and where the I/O devices are connected. I/O tievices should be
designed to incorporate modem VLSI technology to the maximum extent possible so as to
improve performance and reliability.

4. Uniform address space: Grand challenge applications will deal with large amounts of data
(e.g., large data bases, extremely large data sets, HDTV video images). Some mechanism
for alddressing these data must be developed.
Con,siderable time and effort are required to manage the memory system. To the extent
that the architectural design gives a memory hierarchy of low average access time and
high average bandwidth without significant explicit programmer effort, software
deve:lopment is greatly facilitated, and the generality of the software: (with respect to
system configuration across sites and across time) is greatly enhanced.
One approach is to design a technology transparent memory hierarchy providing a very
large address space that automatically provides, with high probability, very low mean
access time and high bandwidth. The memory system should be logicall~ysharable among
largt: numbers of processors. This sharing should provide a consisu:ncy model. The
menlory should be scalable to a large number of processors without botitlenecks or loss of
performance. It should be able to integrate I/0 devices and devices at remote systems into

the address space.
5.

Technology evolution: Technological evolution is enhanced by hiding the detailed
knowledge of underlying hardware idiosyncrasies so as to facilitate tlhe introduction of
new technologies. Current high performance computing engines are designed on the basis
of connectivity and serial bandwidth on the order of hundreds of connections and
megabitslsecond, and chip densities on the order of two to three millialn transistordchip.
Architectural design methods will change dramatically when (in the next few years)
optical links provide thousands of connections and gigabitslseconcl bandwidth, and
sem.iconductor technology provides chip densities of 10 to 30 million transistordchip.
One approach to managing the evolution is, to the extent possible, partition and
modularize the design. Also, drive the implementation details to the low level hardware
structures, while retaining at the module interconnection level as high a level of
abstraction as possible.

6. Mernory bandwidth and access time: The actual performance of proc:essors is strongly
influenced (and limited) by the ability of the memory system to pr0vid.e instructions and
operands, and to accept results. Unfortunately, while processor performance has been
growing at a rate of 50% to 100% per year for the last seven years, DRAM performance
(measured in access time) has been growing at a rate of only 7% per year [HePgO]. This
exponentially growing disparity in need versus supply of memory perfoirmance provides a
grand challenge to architects.
Mennory bandwidth can be increased by addressing (1) individual DRAM device
bandwidth, using techniques such as adding more pins (at approx:imately the same
pack:age cost), employing multi-chip modules that add signal wires in some other form,
and implementing block mode data transfers; (2) processor-to-memory interconnect, e-g.,
ree:uarnining the partitioning of processors and DRAMS vis-a-vis the same chip, same

menlory control unit, etc.; and (3) inserting supporting computational c;apabilities directly
into the memory architecture. Memory access time can be reduced by improved caching
techniques and improved cache designs [Smi82]. Because processor cycle times have

bee11 reduced faster than memory access time and bandwidth have improved, this issue
continues to deserve attention.
7.

Software component of communications latency: As processor s p d and network
bandwidth continue to improve, communications latency has not kept pace. This is
because the latency for short messages is dominated by software overhiead. If massively
parallel systems are to maintain and improve their computation/com~municationratios
(wh:ich fundamentally determine the speedup of an application), then communications
latency must be aggressively reduced. These improvements will also enable the
exploitation of finer grain programming models than are practical today.
Hardware techniques for implementing software protocols for message ]passing need to be
developed. These techniques should seek to eliminate operating systeim overhead at the
senclinglreceiving ends, while maintaining system protection. They should implement the
necessary protocols to form messages, inject these messages into the network, and remove
then1 at the receiving end. They should also deal with retransmissions and other reliability
issu~zs.

8. Fault tolerance: To achieve peta-ops of performance, parallelism shou~ldbe exploited at
all levels. This includes a massive number of nodes. Without substantial built-in fault
tole~:ance, the mean time between failures will decrease rapidly as the number (and
complexity) of the components increases. Maintaining acceptable system availability will
become a major concern.
Research is needed to analyze the failure modes and rates for massively parallel systems.
Arclhitectural techniques are needed to detect, isolate, and recover from failures while

min:imizing the need to terminate applications and/or restart the system. These techniques
will impact node and network designs, as well as operating systenns. For example,
adaptive routing techniques are required to deal with failures in the interconnection
network. Error detection and reporting techniques are needed to propagate failure
information to unaffected nodes. Efficient checkpointing schemes must be developed to
allow the rollback recovery of affected applications (which may be sending messages).

9. Reducing latency: Reducing or hiding latency makes the problem solving speed depend
primarily on the bandwidth of system components. However, it is easier to increase
bandwidth than to reduce latency when scaling large systems suitable for grand challenge
problems. Several mechanisms can be invoked to reduce latency, including: optimal use
of caches, multiplexing the execution of multiple threads, pipelining macro operations,
mulitiprograrnming, parallelism (asynchronous) of computation and YO, and facilitating
process and data migration.

10. Cost-effectiveness: An obstacle to building peta-ops/petaflops systems lies in improving
the cost-effectiveness of existing architectural approaches. This is required to reduce the
cost of such systems to a level that makes them affordable to build.
Meeting this challenge requires making substantial progress in the following areas:
meniory bandwidth and access time, communication bandwidth and latency (either
explicit or implicit, as in the case of memory being treated as a single global address
space), YO bandwidth and latency, processing power, and high-density packaging. Each
inva'lves dramatically improving a critical aspect of performance with rninirnal change in
subsystem cost.

VI. Grand Challenge 3: Computers in an Era of HDTV,
Gigabyte Networks, and Visualization
The combination of computing and communications technology in the 1990s will enable
access to vast information sources such as digital libraries, images, visuali:zation of physical
processes, and interactive multimedia. For example, just as today's processors manipulate
individual characters, the processors of the year 2000 will manipulate images. How can
computer iuchitecture and new communications technology evolve to enable such applications?
The enabling technology for communications-intensive computing exists today in
primitive form, and will evolve rapidly in the next decade. This technology includes highbandwidth networking, high-definition imaging, new compression/decomprr:ssion techniques,
gigaflops arithmetic, and high-density memory devices. The potential applicintions can bring a
dramatic change in the way we live and work. The digital library provides easy and inexpensive
access to information sources on a scale never before achieved. Scientific viisualization builds
physical understanding of complex phenomena and enables scientists to solve problems orders
of magnitude more difficult than can be solved with conventional ure of computers.
Communic:ations can be enhanced by combining voice, animated images, and text where
formerly there was only voice or text in isolation, and, only in recent years, video to some
extent.
The applications addressed by this architectural grand challenge are those in which a
major portion of the computer power is devoted to the processing of high-bandwidth streams of
data. Such computers will attach to gigabyte networks and high-definition displays to provide a
means for viewing and sharing the massive pools of data that can be processed at one site.
In rtxent years, there have been both evolutionary and revolutionary advances in base
technology. Evolutionary advances in memory devices have lowered the cost per bit and greatly
increased capacity. Similar evolutionary advances exist in processing, com~munications,and

storage of all types. Revolutionary advances are bringing quantum leaps in communications and
storage. Examples are the application of optical transmission to long-distance networks and
optical storage for write-once permanent data storage.
Needs for proposed applications, such as concurrent access to natioinal databases and
interactive HDTV visualization, are beyond the reach of the most aggressive existing systems.
These applications require improvements in all aspects of system bandwidth, processing power,
memory capabilities, and storage far in excess of today's systems. Furthermore, these
applicatio~lshave strict cost thresholds that must be met to make them practical to pursue.
Applications for high performance computing that have yet to be conceived will further stretch
the bounds of performance and cost.
The computer architecture challenge is to apply technology advances to the applications in
new and innovative ways that produce results unachievable in the past. Revolutionary
improvem~entscan come from the innovative application of evolutionary technologies to existing
applicatio~ls.
The approach to this grand challenge will be through the selectionl of high priority
problems

I;O

be addressed. Then, research efforts devoted to these priority areas will be used to

solve fundamental problems, demonstrate the art, and create the market for cornrnercialization of
the technology. The following list of problems serves as an indication of the potential directions
of this arcllitectural grand challenge.

1. Highly concurrent access to huge, centralized databases such as to a digitally stored
Library of Congress: This can be approached with a combination of high-speed
communications, advances in data-base organization, and new means for incorporating
high-speed processing capability into a database system. Such processilng might be in the
form of intelligent memory subsystems or in dedicated co-processors. A possible
objective is to shift the processing load from central processors to specialized units to

increase performance and to lower system cost. The system must also' support the highspeed transfer of digital images, multimedia, hypermedia, and hypertext.

2.

Hl>TV interactive video:

This may require the incorporatioin of specialized

com~municationsand buffering components with co-processors, such, as digital signal
processors, to produce the required processing and 110 rates for high-definition video. The
HD'W interface can transform a workstation into a video phone in which electronic mail
or leal-time conversations can take place using multimedia: TV irnage, text, voice,
com~putergenerated graphics, and synthesized sound. Documents and irlfonnation sources
can be created as a combination of such sources. Consider, for example, creating video
ima,ges for a high-definition display that may contain two million pixels per image.
Images will be transmitted in some compressed fonn that might require as much as
hun'dreds or thousands of floating-point operations per pixel to reconstruct. Because 30 or

60 frames are required each second, the data processing requirements alone exceed several
gigaflops. Additionally, moving such vast amounts of data through the system rapidly will
prove challenging. Given that such computing capability must find its way into costeffective consumer products as well as the scientific computing arena, the architectural
chal.lenges are formidable.

3.

Lairge transaction systems: Managing this problem will involve the use of new
tech~nologiesfor data networks, distributed transaction storage, and a means for accessing
and updating a shared, distributed data base. This enables the largest commercial and
govlernment computer users to provide centralized services on a scale never before
achi.eved. The research should investigate special techniques for communications,
journaling and logging, recovery, and consistency control that are suitalble for large-scale
transactions systems.

4. Advanced interactive design systems that produce "instant" design samples through
motleling in plastic or through holographic imaging: These systems require internal

communications designed for very high bandwidth, and special lhigh performance
attachment to mechanical and video peripherals. Special needs include processing power
sufficient to manipulate detailed 3D representations of objects.

5. Virtual reality: This research area requires the merger of new sensor technology with new

3D ,graphics, video processing, and multimedia techniques to create new levels of virtual
world fidelity. Applications include design visualization of such objects as automobiles,
aircraft, buildings, and the human anatomy.

6. Portable high performance computers for on-site processing in specid situations: This
research requires special packaging techniques plus advanced technology for low power
consumption and cooling to reduce the size and weight of high perfbrmance systems.
Typical applications are environments where data reduction has to be (doneat the site of
data collection, and are exemplified by seismic applications and space-borne applications.

VII. Grand Challenge 4: Infrastructure for Prototyping Architectures

A grand challenge in the development of new architectural ideas is the testing of
architectur:al alternatives and their interactions with software, technology, and applications. The
design of computer systems not only involves simulation tools and harclware prototyping
facilities, 'but also requires compilers, operating systems, and application programs that execute
on the hardware. Thus, rapid prototyping tools must include facilities for hardware and software
integratior~.
The problem is important because it is costly and time consuming to test ideas and
evaluate alternate architectural decisions, especially when hardware and software integration is
needed. \Kith computer generations changing every two to three years, it is not feasible to
evaluate promising approaches for a fixed environment, but rather the evaluation requires a
"guess" as to the technology and requirements of the future. Simulatioin is often a poor
substitute for prototyping because many facets of the problem may be simplified or overlooked.
To provide an infrastructure for testing new architectural ideas and alternatives, it is
essential fbr researchers to have easy access to new commercial computers as well as powerful
prototyping facilities. The former allows grand challenge applications to be implemented and
evaluated quickly, while the latter allows new ideas to be tested and prototyped with a short lead
time.
The first goal can be achieved by providing one or more national facilities in which new
commercial architectures and experimental parallel processing systems can be accessed.
Support by a fast computer network, multimedia access, technical consultation, and on-line
documentation are essential. Such facilities are currently available to a certain extent.
The second goal can be achieved by providing national facilities for testing new
architectural ideas. Currently, such support is provided by MOSIS in the development of custom

chips. However, the concern here goes past chips and on to full systems.. The design and
evaluation of system-level prototypes takes an inordinate amount of time, especially when it is
necessary to integrate hardware and software together. To this end, support of more powerful
hardware ;and software simulation tools can aid designers in rapidly developing new prototypes.
Software 1;ools for such rapid prototyping include the use of a common parallel programming
model, anld the development of portable compiler and operating system modules so a working
software system can be assembled quickly. In simulating complete systems comprised of both
hardware and software, better tools that span the spectrum from chip-level timing analysis to
program-level debugging are desirable.

VIII. Conclusions

The grand challenge application problems are far more difficult than any problems yet
solved by computers. They require systems of unheralded capability. Such systems appear to be
within reaich by the year 2000 at reasonable cost, but only if significant advances are made in a
large number of interrelated areas. Advances in device technology can suppl~rronly some of the
improvement. The remainder has to be provided by architectures, algorithms, matching
architectures and algorithms, system models, and new ideas in structuring systems to meet the
application problem challenges.
Conlputers for the grand challenge application problems will necessarily have
characterii;tics not present today, such as advanced visualization, access to geographically
distributedl data bases, multigigabyte main memories, and terabyte per seconld communications
links. These characteristics need to be factored into the design of architect:ures to create the
hardware imd software features that can support and exploit them.
This report has discussed some of the grand challenge problems in computer architecture
for the support of high performance computing. In particular, (1) inventing a useful and widely
accepted idealized parallel computer model or small set of models; (2) implementing systems
that provide sustained usable peta-ops performance; (3) designing architecturt:~ that provide the
capabilities needed in an era of HDTV,gigabyte networks, and visualization; and (4) creating an
infrastructure for the rapid prototyping of new architectural organizations with the associated
system software.
These problems are presented to the technical community as issues in computer
architectul-e that demand further study if success is to be achieved in this nation's grand
challenge applications. The purpose of this report is to help stimulate some of the research
needed to make high performance computers for the grand challenge application problems a
practical reality.
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